

Systems of Synchronous and Asynchronous Communication

António D. Reis¹, José F. Rocha, Atílio S. Gameiro, José P. Carvalho¹

¹Dep. de Física, Universidade da Beira Interior Covilhã, 6200 Covilhã, Portugal

Resumo - Os sistemas de comunicação têm dois diferentes tipos, nomeadamente o tipo síncrono e o tipo assíncrono.

No tipo síncrono os relógios emissor e receptor estão em perfeito sincronismo, por isso eles são rigorosamente iguais e dependentes.

Contudo, no tipo assíncrono os relógios emissor e receptor não estão em perfeito sincronismo, por isso eles podem ser ligeiramente diferentes e independentes.

O nosso principal objectivo são os sistemas de alta velocidade, por isso aqui, nós evidenciamos os sistemas síncronos.

Palavras chave: Sincronismo em Comunicações Digitais

Abstract - The communication systems has two different types, namely the synchronous type and the asynchronous type.

In the synchronous type the emitter and receiver clocks are in perfect synchronism, therefore they are rigorously equals and dependents.

However, in the asynchronous type the emitter and receiver clocks are not in perfect synchronism, therefore they can be slightly different and independents.

Our main objective are the high speed communication systems, therefore here, we evidence the synchronous systems.

Key words: Synchronism in Digital Communications

I. INTRODUCTION

The communication systems has two different transmission types, witch are the synchronous mode and the asynchronous mode.

In the synchronous transmission mode all the transmitted bits are part of the information block. and therefore the transmission efficiency is 100%.

However, in the asynchronous transmission mode not all the transmitted bits are part of the information block since the start and stop bits must be added and therefore the transmission efficiency is lesser than 100%.




Fig.1 Synchronous emission (a), asynchronous emission (b)

So, in the synchronous mode, with 8 bits word blocks, the efficiency is $8/8 = 100\%$. In the asynchronous mode with the more two bits start and stop the efficiency is $8/(8+2) = 80\%$.

In the two cases, the efficiency can be reduced when transmission coding (3B4B, etc) and encrypting is used.

In the synchronous case the receiver clock is recovered with phase and frequency feedback of all information bits.

Whereas, in the asynchronous case only the start bit adjusts the receiver clock phase, staying after in its own free frequency. The stop bit in the block end make possible disadjustments.

After, we present with more details, the synchronous and asynchronous systems and its operation modes..

Then, we show the function of the synchronizer or clock recovery in a synchronous system.

Finally, we present the main conclusions.

II. SYNCHRONOUS AND ASYNCHRONOUS TYPES

We go firstly present the general aspect of the two communication systems, witch are the synchronous and the asynchronous type.

After, we give special emphasis and development to the synchronous type due to its bigger efficiency and consequently higher transmission speed for the same operation frequency [4].

A. Synchronous system

In the synchronous operation mode, the emitter and receiver clocks are phase and frequency dependents.

Here, in the receiver there is a synchronizer or clock recovery that extracts a similar version of the emitter clock. This receiver clock, similar with the emitter clock, is used to sample and process the incoming data, see following figure




Fig.2 Synchronous communication system

The emitter and receiver oscillators don't need to be equals because the receiver synchronizer has the phase and frequency observation capacity to obtain a clock in perfect synchronism with the received data.

B. Asynchronous system

In the asynchronous communication mode the emitter and receiver clocks are phase and frequency independents.

However, there is a local mechanism that uses the start and stop bits to adjust the local oscillator phase. See following figure




Fig.3 Asynchronous communication system

The emitter oscillator (a) and receiver oscillator (b) are the most equal possible.

The receiver oscillator has an input control to adjust its phase in the stop bit and restart correctly in the start bit. After, it oscillates freely in the information bits block. There is no synchronism problem if the phase error is lesser than 180° .

III. A GENERAL SYNCHRONOUS SYSTEM

Here, we present the synchronous system due to its bigger efficiency in terms of transmission speed [4].




Fig.4 Synchronous system with its synchronizer

The synchronizer is a little part or block of the synchronous system.

We develop the synchronizer because its quality determines in good part the final performance of the global system.

IV. FUNCTIONS OF THE SYNCHRONIZER

The synchronizer takes the received data with attenuation and distortion giving back the emitter original data format.

The synchronizer has two distinct functions witch are optimizing the data sampling with minimum bit error rate and retiming correctly the signal [4].




Fig.5 Correct sampling (a) and correct retiming (b)

The correct sampling minimizes the bit error rate BER and the correct retiming returns the original data bit duration of one period $1T$. synchronism problem if the phase error is lesser than 180° .

V. SYNCHRONIZER COMPOSITION

The synchronizer can be composed of three fundamentals blocks witch are the clock recovery, the phase corrector and the decisor [4].




Fig.6 Synchronizer block diagram

The clock recovery gets a signal clock similar with the emitter one, the phase corrector corrects the clock phase and the decisor samples the incoming data in the maximum eye opening.

VI. SYNCHRONIZER CLASSES

The synchronizer can be characterized according three different classes witch are: open loop (ol), mixed loop (ml) and closed loop (cl) [4].




Fig.7 Open loop (a), mixed loop (b) and closed loop (c)

In the open loop all the blocks are outside of the loop, in the mixed loop there are some blocks inside of the loop and others outside and in the closed loop all the blocks are inside of the loop. As we know the loop improves the synchronizer performance.

$$Ka \times 0.25 \times 2\pi / 4 = 0.02 \therefore Ka = 0.08 / 2\pi$$

For closed loop

$$Bl = 0.02 = KaKfKo / 4,$$

$$Kf = KmAB = 1 \times 0.5 \times 0.45 = 0.25, K0 = 2\pi \quad (5)$$

$$Ka \times 0.5 \times 0.45 \times 2\pi / 4 = 0.02 \therefore Ka = 0.08 \times 2.2 / 2\pi$$

The jitter depends on the loop noise bandwidth Bl, on the power spectral density No and RMS signal Aef.

For analog PLL the jitter is

$$\sigma\phi^2 = Bl.No / Aef^2 = Bl.2.\sigma n^2.\Delta\tau = 0.02 \times 10^{-3} \times 2\sigma n^2 / 0.5^2 = 16 \times 10^{-5} \cdot \sigma n^2$$

For the others PLLs the jitter formula is more complicated

- 2nd order loop:

The second order loop is not considered here, but the results are similar with the ones obtained above.

D. Results

We present synchronizer results that represent each one of the three refereed classes: open loop (ol), mixed loop (ml) and closed loop (cl).




Fig.12 Jitter curves of the synchronizers (ol, ml, cl)

We verify that if the open loop bandwidth Br is equal to the mixed loop noise bandwidth, then the jitter noise curves are identical.

The jitter-noise curve of the mixed loop, with same Br and Bl, is slightly better than the others due to its duple tuning Br and Bl.

VIII. CONCLUSIONS

We saw that the synchronizers communication systems have better efficiency than the asynchronous one, since all the bits are information bits.

We studied 3 synchronizer classes namely the open loop (ol), the mixed loop (ml) and the closed loop (cl), we verify that with the same bandwidth Br or same loop noise bandwidth Bl all them have similar jitter-noise curves.

The mixed loop synchronizer (ml) possesses a slightly advantage over the others due to its duple tuning, firstly the filter Br and after the own loop Bl.

IX. ACKNOWLEDGMENTS

The authors are thankful to the program FCT (Foundation for sScience and Technology).

REFERENCES

- [1] A. H. Jazwinski, "Filtering for Nonlinear Dynamical Systems" IEEE Automatic Control p.765 October 1966.
- [2] J. C. Imbeaux, "performance of the delay-line multiplier circuit for clock and carrier synchronization", IEEE, J. Sel. Areas in Com., Jan. 1983.
- [3] Werner Rosenkranz, "Phase Locked Loops with limiter phase detectors in the presence of noise", IEEE Transactions on Communications com-30. October 1982.
- [4] Charles R. Hogge, "A Self Correcting Clock Recovery Circuit", Journal of Lightwave Technology, Dec. 1985.
- [5] A. D. Reis, J. F. Rocha, A. S. Gameiro, J. P. Carvalho "A New Technique to Measure the Jitter", III Conference on Telecommunications p.64, F. Foz-PT 23-24 April 2001.