

Four Carrier Phase Synchronizers Tested with Three Input Waves

António D. Reis¹, José F. Rocha, Atilio S. Gameiro, José P. Carvalho¹

¹Dep. de Física, Universidade da Beira Interior Covilhã, 6200 Covilhã, Portugal

Resumo - Neste trabalho, estudaremos quatro tipos de sincronizadores de fase de portadora, nomeadamente o analógico, o híbrido, o combinacional e o sequencial.

Estes quatro sincronizadores de fase de portadora serão operados primeiro com a onda sinusoidal, depois com a triangular e por último com a rectangular.

O principal objectivo é estudar os quatro tipos de sincronizadores com as três ondas e observar o seu jitter UIRMS (Unidades Intervalo da Raiz Média Quadrática) em função da entrada SNR (Relação Sinal Ruído).

Palavras chave: Sincronismo em Comunicações

Abstract - In this work, we will study four carrier phase synchronizer types namely the analog, the hybrid, the combinational and the sequential.

The four carrier phase synchronizers will be operated first with the sinusoidal wave, after with the triangular wave and last with the rectangular wave.

The main objective is to study the four synchronizer types with the three input waves and to observe its jitter UIRMS (Unit Interval Root Mean Squared) as function of the input carrier SNR (Signal to Noise Ratio).

I. INTRODUCTION

The carrier phase synchronizer, also known as carrier phase Lock Loop (CPLL), synchronizes its VCO (Voltage Controlled Oscillator) with the input signal. Then the VCO signal follows the input signal phase and frequency. So, the VCO input is the base band signal that modulates the carrier.

Here, we will present four carrier phase synchronizers namely the analog, the hybrid, the combinational and the sequential [1, 2, 3, 4, 5, 6, 7, 8, 9, 10].

These four synchronizers will be operated with the three input waves, which are the sinusoidal, the triangular and the rectangular [10, 11, 12, 13, 14, 15, 16, 17].

Fig.1 shows the general aspect of the carrier phase synchronizer.




Fig.1 General aspect of the carrier Phase Synchronizer

K_f is the phase comparator gain, $F(s)$ is the loop filter, K_o is the VCO gain and K_a is the loop amplification that acts the root locus and controls the loop desired characteristics.

Following, we present the four carrier phase synchronizers which are the analog, the hybrid, the combinational and the sequential.

After, we will show the three carrier waves which are the sinusoidal, triangular and rectangular.

Next, we will present the design and the tests of the four synchronizers, with the three input waves, in the presence of noise.

Then, we present the results with some comparisons.

Finally, we present some conclusions.

II. THE FOUR CARRIER PHASE SYNCHRONIZERS

We will present the four carrier synchronizer types namely, the analog, the hybrid, the combinational and the sequential. The difference between them is inside of the carrier phase comparator [1, 2].

A. Analog type

The carrier phase comparator is based on a multiplier (ideal analog multiplier) which is an analog component (Fig.2).




Fig.2 Analog carrier phase synchronizer

The phase comparator inputs (main input and VCO output) are both analog.

B. Hybrid type

The carrier phase comparator is based on a switch (real hybrid multiplier) which is an hybrid component (Fig.3).




Fig.3 Hybrid carrier phase synchronizer

The phase comparator main input is, now, digital but the input coming from the VCO output continues to be analog.

C. Combinational type

The carrier phase comparator is based on an exor gate which is a combinational component (Fig.4).




Fig.4 Combinational carrier phase synchronizer

The phase comparator inputs (main input and VCO output) are both digital, but its output is only function of the inputs (circuit without memory).

D. Sequential type

The carrier phase comparator is based on a flip flop which is a sequential component (Fig.5).




Fig.5 Sequential carrier phase synchronizer

The phase comparator inputs (main input and VCO output) are both digital, but its output is simultaneously function of the inputs and of the phase comparator state (circuit with memory).

III.THE THREE INPUT WAVES

We will observe the behavior of the four synchronizers when the input carrier changes between the sinusoidal wave, triangular wave and rectangular wave [3, 4].

Fig.6 shows the input carrier, when its form changes, but maintaining its signal power.




Fig.6 The three input waves: sinusoidal, triangular and rectangular

In the three waves, we wish the same signal to noise ratio SNR in order to have equal conditions.

Since the noise power $P_n = N_0 \cdot B_n$ is equal in the three cases, then the signal power $P_s = A_{ef}^2$ must also be equal in the three waves. Where, N_0 is the noise spectral density, B_n is the external bandwidth and $A_{ef} = A_{rms}$ is the signal root mean squared signal amplitude.

So, in order to have the same signal power $P_s = A_{rms}^2$ and consequently the same RMS amplitude for the three waves, the sinusoidal wave must have a peak amplitude $A_p = \sqrt{2} \cdot A_{ef}$, the triangular wave must have a peak amplitude $A_p = \sqrt{3} \cdot A_{ef}$ and the rectangular wave must have a peak amplitude $A_p = \sqrt{1} \cdot A_{ef}$. In the last figure, we considered $A_{ef} = A_{rms} = 0.5V$.

IV. DESIGN, TESTS AND RESULTS

We present the design, the tests and the results of the referred synchronizers [5].

A. Design

To have guaranteed results it is necessary to dimension all the synchronizers with equal conditions. Then it is necessary to design all the loops with identical linearized transfer characteristic functions.

The general loop gain is $K_l = K_d \cdot K_o = K_a \cdot K_f \cdot K_o$ where K_f is the phase comparator gain, K_o is the VCO gain and K_a is the control amplification factor that permits the desired characteristics.

For analysis facilities, we use a normalized transmission rate $t_x = 1$ baud what implies also normalized values for the others dependent parameters. So, the normalized clock frequency is $f_{CK} = 1$ Hz.

We choose a normalized external noise bandwidth $B_n = 5$ Hz and a normalized loop noise bandwidth $B_l = 0.02$ Hz. Later, we can disnormalized this values to the appropriated transmission rate t_x .

Now, we will apply a signal to noise ratio SNR, related with the signal amplitude A_{ef} , noise spectral density N_0 and external noise bandwidth B_n , it is $SNR = A_{ef}^2 / (N_0 \cdot B_n)$. But N_0 can be related with the noise variance σ_n and inverse sampling $\Delta\tau = 1/Samp$, then $N_0 = 2\sigma_n^2 \cdot \Delta\tau$, so $SNR = A_{ef}^2 / (2\sigma_n^2 \cdot \Delta\tau \cdot B_n) = 0.5^2 / (2\sigma_n^2 \cdot 10^{-3} \cdot 5) = 25 / \sigma_n^2$.

- 1st order loop:

The loop filter $F(s) = 1$ with cutoff frequency 0.5Hz ($B_p = 0.5$ Hz is 25 times greater than $B_l = 0.02$ Hz) eliminates only the high frequency, but maintain the loop characteristics.

The transfer function is

$$H(s) = \frac{G(s)}{1 + G(s)} = \frac{K_d K_o F(s)}{s + K_d K_o F(s)} = \frac{K_d K_o}{s + K_d K_o} \quad (1)$$

the loop noise bandwidth is

$$Bl = \frac{KdKo}{4} = Ka \frac{KfKo}{4} = 0.02Hz \quad (2)$$

Then, for the analog synchronizers, the loop bandwidth is $Bl=0.02=(Ka.Kf.Ko)/4$ with $(Km=1, A=1/2, B=1/2; Ko=2\pi)$

$$(Ka.Km.A.B.Ko)/4 = 0.02 \rightarrow Ka=0.08*2/\pi \quad (3)$$

For the hybrid synchronizers, the loop bandwidth is

$$Bl=0.02=(Ka.Kf.Ko)/4 \text{ with } (Km=1, A=1/2, B=0.45; Ko=2\pi) \\ (Ka.Km.A.B.Ko)/4 = 0.02 \rightarrow Ka=0.08*2.2/\pi \quad (4)$$

For the combinational synchronizers, the bandwidth is

$$Bl=0.02=(Ka.Kf.Ko)/4 \text{ with } (Kf=1/\pi; Ko=2\pi) \\ (Ka*1/\pi*2\pi)/4 = 0.02 \rightarrow Ka=0.04 \quad (5)$$

For the sequential synchronizers, the bandwidth is

$$Bl=0.02=(Ka.Kf.Ko)/4 \text{ with } (Kf=1/2\pi; Ko=2\pi) \\ (Ka*1/2\pi*2\pi)/4 = 0.02 \rightarrow Ka=0.08 \quad (6)$$

The jitter depends on the RMS signal A_{ef} , on the power spectral density No and on the loop noise bandwidth Bl .

For the analog PLL the jitter is

$$\sigma\phi^2 = Bl.No/A_{ef}^2 = Bl.2.\sigma_n^2.\Delta\tau/A_{ef}^2 = 0.02*2\sigma_n^2*10^{-3}/0.5^2 \\ = 16*10^{-5}.\sigma_n^2$$

For the others PLLs the jitter formula is more complicated.

- 2nd order loop:

The second order loop is not considered here, but the results are similar with the ones obtained above.

B. Tests

Fig.7 shows the setup that was used to test the various synchronizers.




Fig.7 Block diagram of the test setup

The receiver recovered clock with jitter is compared with the emitter original clock without jitter, the difference is the jitter of the received clock.

C. Jitter measurer

The jitter measurer (Meter) consists of a RS flip flop which detects the random variable phase of the recovered clock (CKR) relatively to the fixed phase of the emitter clock (CKE).

This relative random phase variation is the recovered clock jitter (Fig.8).




Fig.8 The jitter measurer (Meter)

The others blocks convert this random phase variation into a random amplitude variation, which is the jitter histogram.

Then, the jitter histogram is sampled and processed by an appropriate program, providing the RMS jitter and the peak to peak jitter.

D. Results

We will present separately the jitter-noise curves of the four carrier synchronizers for the three input waves.

Fig.9 shows the UI jitter - SNR curves of the four synchronizers (ana, hib, cmb, seq) for the input sinusoidal wave (in sinusoidal).




Fig.9 Jitter-SNR curves of the four synchronizers (in sinusoidal)

We verify, that generally the analog type has the best performance followed of the hybrid and combinational types that are similar and the sequential type has the worst performance.

Fig.10 shows the UI jitter - SNR curves of the four synchronizers (ana, hib, cmb, seq) for the input triangular wave (in triangular).





fig.10 Jitter-SNR curves of the four synchronizers (in triangular)

We verify that for low SNR the sequential type has the worst performance and for high SNR the sequential type has the best performance. The analog, hybrid and combinational are similar.

Fig.11 shows the UI jitter - SNR curves of the four synchronizers (ana, hib, cmb, seq) for the input rectangular wave (in rectangular).



ig.11 Jitter-SNR curves of the four synchronizers (in rectangular)

We verify, that for high SNR the analog type has the worst performance and the hybrid, the combinational and the sequential are similar. However, for low SNR the sequential type has synchronism problems what increases quickly the jitter.

V. CONCLUSIONS

We studied four types of synchronizers namely the analog, the hybrid, the combinational and the sequential. Then, for the three different input carrier waves: sinusoidal, triangular and rectangular, we observed their output jitter UIRMS versus input SNR.

Generically for all cases, the output jitter UIRMS diminishes almost exponentially with the input SNR increasing.

For the sinusoidal wave, the analog is the best followed similarly of the hybrid and combinational and the sequential is the worst. This is comprehensible in the sequential type since the noise at the threshold zone produces output spikes that increases the jitter.

For the triangular wave, the analog, hybrid, combinational and sequential are similar and have similar curves. The sequential has a higher slope curve, this is comprehensible since for low SNR the error state increases the jitter and for high SNR the noise margin diminishes the jitter.

For the rectangular wave, for high SNR, the analog is the worst and the hybrid, combinational and sequential are similar. This is comprehensible since the limiter of the types (hybrid, combinational and sequential) has noise margin what ignores low noise spikes. For low SNR, the sequential type has synchronism problems that increases the jitter.

ACKNOWLEDGMENTS

The authors are grateful to the program FCT (Foundation for sCience and Technology).

REFERENCES

[1] A. H. Jazwinski, "Filtering for Nonlinear Dynamical Systems" IEEE Tra. Automatic Control p.765 Oct. 1966.

- [2] J. C. Imbeaux, "performance of the delay-line multiplier circuit for clock and carrier synchronization", IEEE Jou. on Selected Areas in Communications p.82 Jan. 1983.
- [3] Werner Rosenkranz, "Phase Locked Loops with limiter phase detectors in the presence of noise", IEEE Trans. on Communications com-30 N°10 pp.2297-2304. Oct 1982.
- [4] H. H. Witte, "A Simple Clock Extraction Circuit Using a Self Sustaining Monostable Multivibrat. Output Signal", Electronics Letters, Vol.19, Is.21, pp.897-898, Oct 1983.
- [5] Charles R. Hogge, "A Self Correcting Clock Recovery Circuit", IEEE Tran. Electron Devices p.2704 Dec 1985.
- [6] A. D. Reis, J. F. Rocha, A. S. Gameiro, J. P. Carvalho "A New Technique to Measure the Jitter", Proc. III Conf. on Telecommunications pp.64-67 FFoz-PT 23-24 Apr 2001.
- [7] Marvin K. Simon, William C. Lindsey, "Tracking Performance of Symbol Synchronizers for Manchester Coded Data", IEEE Transactions on Communications Vol. com-2.5 N°4, pp.393-408, April 1977.
- [8] Jung-Hui Chiu, Lin-shan Lee "The Minimum Likelihood - A New Concept for Bit Synchronization", IEEE Trans. on Communications Vol.95 N°5, pp.545-549, May 1987.
- [9] J. Carruthers, D. Falconer, H. Sandler, L. Strawczynski, "Bit Synchronization in the Presence of Co-Channel Interference", Proc. Conf. on Electrical and Computer Engineering pp.4.1.1-4.1.7, Ottawa-CA 3-6 Sep. 1990.
- [10] Johannes Huber, W. Liu "Data-Aided Synchronization of Coherent CPM-Receivers" IEEE Transactions on Communications Vol.40 N°1, pp.178-189, Jan. 1992.
- [11] K. Bucket, M. Moeneclaey, "The Effect of Non-Ideal Interpolation on Symbol Synchronization Performance", Proc. 3rd European Confer. on Satellite Communication pp.379-383, Manchester-UK, 2-4 Nov. 1993.
- [12] Antonio D'Amico, A. D'Andrea, Reggianni, "Efficient Non-Data-Aided Carrier and Clock Recovery for Satellite DVB at Very Low SNR", IEEE Jou. on Satellite Areas in Comm. Vol.19 N°12 pp.2320-2330, Dec. 2001.
- [13] Yimin Jiang, Feng-Wen Sun, John S. Baras, "On the Performance Limits of Data-Aided Synchronization", IEEE Transaction on Information Theory Vol. 49 N°1, pp.191-203, Jan 2003.
- [14] Rostislav Dobkin, Ran Ginosar, Christos P. Sotiriou "Data Synchronization Issues in GALS SoCs", Proc. 10th International Symposium on Asynchronous Circuits and Systems, pp.CD-Ed., Crete-Greece 19-23 Apr. 2004.
- [15] M. J. Canet, I. J. Wassell, J. Valls, V. Almenar, "Performance Evaluation of Fine Time Synchronizers for WLANs", Proc. 13th European Signal Processing Conference, pp.CD-Edited, Antalya-Turk. 4-8 Sep. 2005.
- [16] N. Noels, H. Steendam, M. Moeneclaey, "Effectiveness Study of Code-Aided and Non-Code-Aided ML-Based Feedback Phase Synchronizers", Proc. IEEE Int Conf. on Comm.(ICC'06) pp.2946-2951, Ist.-TK, 11-15 Jun 2006.
- [17] A. D. Reis, J. F. Rocha, A. S. Gameiro, J. P. Carvalho "Synchronizers Operating by Two or One Data Transitions", Proc. V Sym. on Enabling Optical Network and Sen. (SEONs 2007) p.87-88, Av-PT 29-29 Jun 2007.